CISC vs RISC Architectures

The debate between Complex Instruction Set Computing (CISC) and Reduced Instruction Set Computing (RISC) has shaped processor design for decades. At A-Level you must understand the characteristics of each approach, compare them, and discuss their real-world significance.

---

CISC — Complex Instruction Set Computing

A CISC processor has a large instruction set containing many specialised instructions, some of which perform complex multi-step operations in a single instruction.

Characteristics

Feature	Detail
Number of instructions	Large (hundreds of different opcodes)
Instruction complexity	Some instructions carry out multi-step tasks (e.g. a single instruction might load from memory, perform an arithmetic operation, and store the result)
Instruction length	Variable — different instructions can be different lengths
Cycles per instruction	Variable — complex instructions take many clock cycles
Addressing modes	Many (often 10+)
Registers	Fewer general-purpose registers
Code density	High — programs need fewer instructions (each instruction does more work)
Hardware complexity	Complex decode logic, microcode used to implement instructions

Example

The Intel x86 architecture (used in most PCs) is a classic CISC design. A single x86 instruction such as REP MOVSB can copy an entire block of memory — an operation that would take many instructions on a RISC processor.

---

RISC — Reduced Instruction Set Computing

A RISC processor has a small, highly optimised instruction set. Each instruction is simple and (ideally) executes in a single clock cycle.

Characteristics

Feature	Detail
Number of instructions	Small (typically fewer than 100 core instructions)
Instruction complexity	Each instruction performs one simple operation (e.g. load, add, store are separate instructions)
Instruction length	Fixed — every instruction is the same number of bits
Cycles per instruction	Typically one (or very close to one with pipelining)
Addressing modes	Few (typically 3–5)
Registers	Many general-purpose registers (often 32 or more)
Code density	Lower — programs need more instructions to achieve the same task
Hardware complexity	Simpler decode logic, no microcode needed, more transistors devoted to registers and cache

Example

ARM processors (used in smartphones, tablets, Raspberry Pi) follow the RISC philosophy. Each ARM instruction is 32 bits long and most execute in one cycle.

---

Comparison Table